Lorenzo Scaletti was born in Fiorenzuola d’Arda (Piacenza) in 1995, and obtained his Bachelor’s and Master’s Degrees from Politecnico di Milano in 2018 and 2020, respectively. He is currently pursuing a PhD in Information Technology, focusing his research on clock and timing circuits for wide-band high-resolution Analog to Digital Converters (ADCs).