Hardware parallelization of cores accessing memory with irregular access patterns
Responsible:

Participants:
Project abstract